


EN-QDD800-2FR4



The 800G QSFP-DD800 2x400G FR4 Transceiver is designed to transmit and receive serial optical data links up to 106.25Gbps data rate (per channel) by PAM4 modulation format over single-mode fiber. It is a small-form-factor hot pluggable transceiver module integrated with high performance EML laser. It is compliant with 800G Ethernet specs and QSFP-DD MSA.

Features

- Up to 106.25Gbps data rate per channel by PAM4 modulation
- 8 duplex channels transmitters and receivers
- 8x100G PAM4 EML lasers
- Dual Duplex LC optical interface
- Single +3.3V power supply
- DDM function implemented
- Hot-pluggable QSFP-DD800 form factor
- Maximum link length of 2km on SMF fiber
- Power consumption: <14W
- International class 1 laser safety certified
- Operating temperature range: 0°C ~ +70°C
- Compliant with RoHS6.0

Applications

- 800GBASE 2x400G FR4 Ethernet
- Switch & Router Connections
- Data Centers
- Other 800G Interconnect Requirements

Standards

- IEEE Std 802.3cu™-2021
- IEEE Std 802.3ck™-2022
- QSFP-DD MSA
- CMIS Rev 5.1 or later version

Specifications

(Tested under recommended operating conditions, unless otherwise noted)

Parameter	Min	Typ	Max	Unit	Notes
Transmit characteristics					
Signaling rate, each lane	53.125 -100ppm	53.125	53.125 +100ppm	GBd	
Modulation format	PAM4				
Lane wavelengths	1264.5		1277.5	nm	
	1284.5		1297.5		
	1304.5		1317.5		
	1324.5		1337.5		
Side-mode suppression ratio(SMSR)	30			dB	
Total average launch power			10.4	dBm	
Average launch power, each lane	-3.2		4.4	dBm	1
Outer Optical Modulation Amplitude(OMA_{outer}), each lane					
for TDECQ < 1.4 dB	-0.2		3.7	dBm	
for 1.4 dB ≤ TDECQ ≤ 3.4 dB	-1.6 +TDECQ		3.7	dBm	
Difference in launch power between any two lanes (OMA_{outer})			3.9	dB	
Transmitter and dispersion eye closure for PAM4(TDECQ), each lane			3.4	dB	
Transmitter eye closure for PAM4(TECQ), each lane			3.4	dB	
TDECQ-TECQ			2.5	dB	
Over/under-shoot			22	%	
Transmitter power excursion			1.8	dBm	
Extinction ratio, each lane	3.5			dB	
Transmitter transition time			17	ps	
Average launch power of OFF transmitter, each lane			-16	dBm	
$RIN_{17.1OMA}$			-136	dB/Hz	

Parameter	Min	Typ	Max	Unit	Notes
Optical return loss tolerance			17.1	dB	
Transmitter reflectance			-26	dB	2
Receive characteristics					
Signaling rate, each lane	53.125 -100ppm	53.125	53.125 +100ppm	GBd	
Modulation format	PAM4				
Lane wavelengths	1264.5		1277.5	nm	
	1284.5		1297.5		
	1304.5		1317.5		
	1324.5		1337.5		
Damage threshold, each lane	5.4			dBm	3
Average receive power, each lane	-7.2		4.4	dBm	1
Receive power(OMA_{outer}), each lane			3.7	dBm	
Difference in receive power between any two lanes (OMA_{outer})			4.1	dB	
Receiver reflectance			-26	dB	
Receiver sensitivity (OMA_{outer}), each lane for $TECQ < 1.4$ dB			-4.6	dBm	
for $1.4 \text{ dB} \leq TECQ \leq 3.4$ dB			-6 +TECQ	dBm	
Stressed receiver sensitivity (OMA_{outer}), each lane			-2.6	dBm	
Conditions of stressed receiver sensitivity test:					4
Stressed eye closure for PAM4 (SECQ), lane under test	3.4			dB	
OMA_{outer} of each aggressor lane	1.4			dBm	

Note 1: Average launch power or receive power, each lane (min) is informative and not the principal indicator of signal strength. A launched power (min) or received power (min) below this value cannot be compliant; however, a value above this does not ensure compliance.

Note 2: Transmitter reflectance is defined looking into the transmitter.

Note 3: The receiver shall be able to tolerate, without damage, continuous exposure to an optical signal having this average power level. The receiver does not have to operate correctly at this input power.

Note 4: These test conditions are for measuring stressed receiver sensitivity. They are not characteristics of the receiver

Ordering Information

Part No.	Specifications									Application
	Package	Data rate	Laser	Optical Power	Detector	Sensitivity	Temp	Reach	Others	
EN-QDD800-2FR4	QSFP-DD 800	800G	EML	-3.2~4.4dBm	PD	< -4.6dBm @2E-4	0~70°C	2km	RoHS	Ethernet

Absolute Maximum Ratings

Parameter	Symbol	Unit	Min	Max
Storage Temperature	Ts	°C	-40	+85
Relative Humidity	RH	%	5	85
Power Supply Voltage	Vcc	V	-0.3	+3.6

Recommended Operating Conditions

Parameter	Symbol	Unit	Min	Typ	Max
Operating Case Temperature	Tc	°C	0		70
Power Supply Voltage	Vcc	V	3.135	3.3	3.465
Power Consumption	Pc	W			14

Optical Interface

Dual Duplex LC





Figure 1 Optical lane sequence

Principle diagram




Figure 2 Module Principle Diagram

Electric Ports Definition

Parameter	Min	Typ	Max	Unit	Notes
Supply voltage	3.135		3.465	V	
Signaling rate, each lane	53.125 -100ppm	53.125	53.125 +100ppm	GBd	
Module input characteristics					
Differential peak-to-peak input voltage tolerance	750			mV	TP1a
Peak-to-peak AC common-mode voltage tolerance					TP1a
Low-frequency, $V_{CM_{LF}}$	32			mV	
Full-band, $V_{CM_{FB}}$	80			mV	

Differential-mode to common-mode return loss, RLcd	See IEEE Std 802.3ck™-2022 Equation(120G-2)	dB	TP1
--	---	----	-----

Parameter	Min	Typ	Max	Unit	Notes
Effective return loss, ERL	8.5			dB	TP1
Differential termination mismatch			10	%	TP1
Module stressed input tolerance	See IEEE Std 802.3ck™-2022 120G.3.4.3				TP1a
Single-ended voltage tolerance	-0.4		3.3	V	TP1a
DC common-mode voltage tolerance	-0.35		2.85	V	TP1
Module output characteristics					
Peak-to-peak AC common-mode voltage Low-frequency, $V_{CM_{LF}}$			32	mV	TP4
Full-band, $V_{CM_{FB}}$			80	mV	
Differential peak-to-peak output voltage Short mode			600	mV	TP4
Long mode			845	mV	
Eye height	15			mV	TP4
Vertical eye closure, VEC			12	dB	TP4
Common-mode to differential-mode return loss, RLdc	See IEEE Std 802.3ck™-2022 Equation(120G-1)			dB	TP4
Effective return loss, ERL	8.5			dB	TP4
Differential termination mismatch			10	%	TP4
Transition time	8.5			ps	TP4
DC common-mode voltage tolerance	-0.35		2.85	V	TP4
IIC communication					
IIC Clock frequency	100		1000	kHz	
Clock stretching			500	μs	
Data In Hold Time	0			μs	
Data In Setup Time	0.1			μs	

Pad	Logic	Symbol	Description	Notes
1		GND	Ground	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	
4		GND	Ground	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	
7		GND	Ground	1
8	LVTTTL-I	ModSelL	Module Select	
9	LVTTTL-I	ResetL	Module Reset	
10		VccRx	+3.3V Power Supply Receiver	2
11	LVCOMS-I/O	SCL	TWI serial interface clock	
12	LVCOMS-I/O	SDA	TWI serial interface data	
13		GND	Ground	1
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	
15	CML-O	Rx3n	Receiver Inverted Data Output	
16		GND	Ground	1
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	
18	CML-O	Rx1n	Receiver Inverted Data Output	
19		GND	Ground	1
20		GND	Ground	1
21	CML-O	Rx2n	Receiver Inverted Data Output	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	
23		GND	Ground	1
24	CML-O	Rx4n	Receiver Inverted Data Output	
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	
26		GND	Ground	1
27	LVTTTL-O	ModPrsL	Module Present	
28	LVTTTL-O	IntL/RxLOS	Interrupt/optional RxLOS	
29		VccTx	+3.3V Power supply transmitter	2
30		Vcc1	+3.3V Power supply	2

31	LVTTTL-I	LPMode/TxDis	Low Power mode/optional TX Disable	
----	----------	--------------	------------------------------------	--

Pad	Logic	Symbol	Description	Notes
32		GND	Ground	1
33	CML-I	Tx3p	Transmitter Non-Inverted Data Input	
34	CML-I	Tx3n	Transmitter Inverted Data Input	
35		GND	Ground	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	
37	CML-I	Tx1n	Transmitter Inverted Data Input	
38		GND	Ground	1
39		GND	Ground	1
40	CML-I	Tx6n	Transmitter Inverted Data Input	
41	CML-I	Tx6p	Transmitter Non-Inverted Data Input	
42		GND	Ground	1
43	CML-I	Tx8n	Transmitter Inverted Data Input	
44	CML-I	Tx8p	Transmitter Non-Inverted Data Input	
45		GND	Ground	1
46	LVC MOS/CML-I	P/VS4	Programmable/Module Vendor Specific 4	5
47	LVC MOS/CML-I	P/VS1	Programmable/Module Vendor Specific 1	5
48		VccRx1	+3.3V Power Supply	2
49	LVC MOS/CML-O	P/VS2	Programmable/Module Vendor Specific 2	5
50	LVC MOS/CML-O	P/VS3	Programmable/Module Vendor Specific 3	5
51		GND	Ground	1
52	CML-O	Rx7p	Receiver Non-Inverted Data Output	
53	CML-O	Rx7n	Receiver Inverted Data Output	
54		GND	Ground	1
55	CML-O	Rx5p	Receiver Non-Inverted Data Output	
56	CML-O	Rx5n	Receiver Inverted Data Output	
57		GND	Ground	1
58		GND	Ground	1
59	CML-O	Rx6n	Receiver Inverted Data Output	
60	CML-O	Rx6p	Receiver Non-Inverted Data Output	

61		GND	Ground	1
62	CML-O	Rx8n	Receiver Inverted Data Output	

Pad	Logic	Symbol	Description	Notes
63	CML-O	Rx8p	Receiver Non-Inverted Data Output	
64		GND	Ground	1
65		NC	Not Connect	3
66		Reserved	For future use	3
67		VccTx1	+3.3 V Power Supply	2
68		Vcc2	+3.3 V Power Supply	2
69	LVC MOS-I	ePPS/Clock	1PPS PTP clock or reference clock input	6
70		GND	Ground	1
71	CML-I	Tx7p	Transmitter Non-Inverted Data Input	
72	CML-I	Tx7n	Transmitter Inverted Data Input	
73		GND	Ground	1
74	CML-I	Tx5p	Transmitter Non-Inverted Data Input	
75	CML-I	Tx5n	Transmitter Inverted Data Input	
76		GND	Ground	1

Note 1: QSFP-DD uses common ground (GND) for all signals and supply (power). All are common within the QSFP-DD module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane. Each connector Gnd contact is rated for a steady state current of 500mA.

Note 2: VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 shall be applied concurrently. Supply requirements defined for the host side of the Host Card Edge Connector are listed in QSFP-DD MSA Specification Table 13. For power classes 4 and above the module differential loading of input voltage pads must not result in exceeding contact current limits. Each connector Vcc contact is rated for a steady state current of 1500mA.

Note 3: Reserved pad recommended to be terminated with 10kΩ to ground on the host. Pad 65 (No Connect) Shall be left unconnected within the module, optionally pad 65 may get terminated with 10kΩ to ground on the host.

Note 4: Plug Sequence specifies the mating sequence of the host connector and module. The sequence is 1A, 2A, 3A, 1B, 2B, 3B. (see Figure 3 for pad locations) Contact sequence A will make, then break contact with additional QSFP-DD pads. Sequence 1A and 1B will then occur simultaneously, followed by 2A and 2B, followed by 3A and 3B.

Note 5: Full definitions of the P/VSx signals currently under development. For module designs using programmable/vendor specific inputs P/VS1 and P/VS4 signals it is recommended each to be terminated in the module with 10kΩ. For host designs using programmable/vendor specific outputs P/VS2 and P/VS3 signals it is recommended each to be terminated on the host with 10kΩ.

Note 6: For host not implementing ePPS/Clock, it is not necessary to parallel terminate the ePPS/Clock signal to ground on the host. ePPS/Clock already has parallel termination in the module see QSFP-DD MSA Specification clause 4.2.6.

Module Memory Map




Figure 4 Digital Diagnostic Memory Map

Host Board Power Supply Filtering

Any voltage drop across a filter network on the host is counted against the host DC set point accuracy specification. System designers should choose components with appropriate DCR and ESR, to minimize the voltage drop and the amount of noise coupled to the module. Hosts supporting higher power classes modules may require additional design considerations, in order to minimize the voltage drop and the amount of noise coupled to the module.




Figure 5 Reference Power Supply Filter for Module Testing

Package Outline




Figure 6 Package Outline